 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| iC-LFL1402 256x1 LINEAR IMAGE SENSOR y inar im prel Rev A3, Page 1/8 APPLICATIONS o Optical line sensors o CCD substitute FEATURES o 256 active photo pixels of 56 m at a gap and distortion free pitch of 63.5 m (400 DPI) o Integrating L-V conversion followed by a sample & hold circuit o High sensitivity and uniformity over wavelength o High clockrates of up to 5 MHz o Only 256 clocks required for readout o Shutter function enables flexible integration times o Glitch-free analogue output o Push-pull output amplifier o 5 V single supply operation o Can run off external bias to reduce power consumption o Function equivalent to TSL1402 (serial mode) PACKAGES OBGA LFL1C TM BLOCK DIAGRAM VCC VDD CONTROL AND SHIFT REGISTER TP Sample and Hold CLK SI Control NS C D Q NQ NS C D Q NQ C D Q C Q C D Q NQ NR D NQ NR NQ NR Bit 1 Bit 2 Bit 3 Bit 255 Bit 256 NRCI SNH RPIX(1:256) SNH256 DIS ACTIVE PIXELS Pixel 1 Pixel 2 Pixel 256 PIXEI PIXOI RSET REF ONE VHE LFL1402 AGND GND VHO AO OUTPUT AMPLIFIER BIAS PIXEL MULTIPLEXER Copyright (c) 2006 iC-Haus http://www.ichaus.com iC-LFL1402 256x1 LINEAR IMAGE SENSOR y inar im prel Rev A3, Page 2/8 DESCRIPTION iC-LFL1402 is an integrating light-to-voltage converter with a single line of 256 pixels pitched at 63.5 m (center-to-center distance). Due to the monolithical integration there is no pixel-gap or pitch distortion whatsoever. Each pixel consists of a 56.4 m x 200 m photodiode, an integration capacitor and a sample and hold circuit. The integrated control logic makes operation very simple, with only a start and clock signal necessary. A third control input enables the integration period to be prematurely terminated at any time (electronic shutter). When the start signal is given the hold mode is activated for all pixels simultaneously with the next rising clock edge; starting with pixel 1 the hold voltages are switched in sequence to the push-pull output amplifier. The second clock pulse deletes all integration capacitors and the integration period starts again in the background during the output phase. A run is complete after 256 clock pulses. iC-LFL1402 is suitable for high clock rates of up to 5 MHz. If this is not required the supply current can be reduced via the external bias setting. PACKAGES OBGA LFL1C TM PIN CONFIGURATION OBGA LFL1C TM (top view) PIN FUNCTIONS No. Name Function Start Integration Input Clock Input Analogue Output +5 V Supply Voltage Bias Current (resistor from VCC to RSET; when connected to GND the internal bias setting is activated) 6 AGND Analogue Ground 7 GND Digital Ground 8 DIS Disable Integration Input 1 2 3 4 5 SI CLK AO VCC RSET CHIP-LAYOUT iC-LFL1402 Chip size: 16.6 mm x 1.7 mm DIS GND Pitch 63.5 um Active Area 56.4 um x 200 um AGND TP RSET PIXEL 1 PIXEL 256 SI CLK AO VDD VCC iC-LFL1402 256x1 LINEAR IMAGE SENSOR y inar im prel Rev A3, Page 3/8 ABSOLUTE MAXIMUM RATINGS Beyond these values damage may occur; device operation is not guaranteed. Item No. Symbol Parameter Digital Supply Voltage Analogue Supply Voltage Voltage at SI, CLK, DIS, RSET, TP, AO Current in RSET, TP, AO ESD Susceptibility at all pins Operating Junction Temperature Storage Temperature Range see package specification OBGA LFL1C TM MIL-STD-883, Method 3015, HBM 100 pF/1.5 k -40 Conditions Fig. Min. -0.3 -0.3 -0.3 -10 Max. 6 6 VCC + 0.3 10 2 125 V V V mA kV C Unit G001 VDD G002 VCC G003 V() G004 I() G005 Vd() G006 Tj G007 Ts THERMAL DATA Operating Conditions: VCC = VDD = 5 V 10% Item No. T01 Symbol Ta Parameter Conditions Fig. Min. Operating Ambient Temperature Range see package specification OBGA LFL1C TM Typ. Max. Unit All voltages are referenced to ground unless otherwise stated. All currents into the device pins are positive; all currents out of the device pins are negative. iC-LFL1402 256x1 LINEAR IMAGE SENSOR y inar im prel Rev A3, Page 4/8 ELECTRICAL CHARACTERISTICS Operating Conditions: VCC = VDD = 5 V 10%, RSET = GND, Tj = -25...85 C unless otherwise noted Item No. 001 002 003 004 005 006 007 008 Symbol Parameter Conditions Tj C Fig. Min. 4.5 4.5 f(CLK) = 1 MHz f(CLK) = 5 MHz 0.3 -1.5 0.3 -1.5 0.39 1.85 11.5 1.8 0.3 1.5 -0.3 Typ. Max. 5.5 5.5 V V mA mA mA V V V V Unit Total Device VDD VCC I(VDD) I(VCC) Vc()hi Vc()lo Vc()hi Vc()lo Digital Supply Voltage Range Analogue Supply Voltage Range Supply Current in VDD Supply Current in VCC Clamp Voltage hi at SI, CLK, DIS, Vc()hi = V() - V(VCC); TP, RSET I() = 1 mA Clamp Voltage lo at SI, CLK, DIS, Vc()hi = V() - V(AGND); TP, RSET I() = -1 mA Clamp Voltage hi at AO Clamp Voltage lo at AO, VCC, VDD, GND Radiant Sensitive Area Spectral Sensitivity Spectral Application Range Saturation Voltage lo Saturation Voltage hi Sensitivity Offset Voltage Offset Voltage Deviation during integration mode Signal Deviation during hold mode Settling Time Vc()hi = V(AO) - V(VCC); I(AO) = 1 mA Vc()lo = V() - V(AGND); I() = -1 mA 200 m x 56.40 m per Pixel = 680 nm S(ar ) = 0.25 x S( )max I() = 1 mA Vs()hi = VCC - V(), I() = -1 mA = 680 nm, package OBGA LFL1C TM integration time 1 ms, no illumination V0() = V(AO)t1 - V(AO)t2, t = t2 - t1 = 1 ms V0() = V(AO)t1 - V(AO)t2, t = t2 - t1 = 1 ms Cl(AO) = 10 pF, CLK lo hi until V(AO) = 0.98 x V(VCC) -250 -150 2.88 400 800 50 150 200 1 1 400 Photodiode Array 201 202 203 301 302 303 304 305 306 307 A() S( )max ar Vs()lo Vs()hi K V0() V0() V() tp(CLKAO) VCCon VCCoff VCChys Ibias() Vref Vt()hi Vt()lo Vt()hys I() fclk 0.01128 0.5 980 0.5 1 mm A/W nm V V V/pWs mV mV mV ns Analogue Output AO Power-On-Reset 801 802 803 901 902 B01 B02 B03 B04 B05 Power-On Release by VCC Power-Down Reset by VCC Hysteresis Permissible External Bias Current Reference Voltage Threshold Voltage hi Threshold Voltage lo Hysteresis Pull-Down Current Permissible Clock Frequency Vt()hys = Vt()hi - Vt()lo I(RSET) = Ibias VCChys = VCCon - VCCoff 1 0.4 20 2.5 1.4 0.9 300 10 30 3 1 2 100 3.5 1.8 1.2 800 50 5 4.4 V V V A V V V mV A MHz Bias Current Adjust RSET Input Interface SI, CLK, DIS iC-LFL1402 256x1 LINEAR IMAGE SENSOR y inar im prel Rev A3, Page 5/8 OPTICAL CHARACTERISTICS: Diagrams 100 % 90 80 70 60 50 40 30 20 10 400 600 800 1000 nm Figure 1: Relative spectral sensitivity OPERATING REQUIREMENTS: Logic Operating Conditions: VCC = VDD = 5 V 10%, Tj = -25...85 C input levels lo = 0...0.45 V, hi = 2.4 V...VCC, see Fig. 2 for reference levels Item No. Symbol Parameter Setup Time: SI stable before CLK lo hi Hold Time: SI stable after CLK lo hi Conditions Fig. Min. 3 3 50 50 Max. ns ns Unit I001 tset I002 thold thold CLK V 2.4V 2.0V Input/Output SI 0.8V 0.45V t 1 0 tset Figure 2: Reference levels Figure 3: Timing diagram iC-LFL1402 256x1 LINEAR IMAGE SENSOR y inar im prel Rev A3, Page 6/8 DESCRIPTION OF FUNCTIONS Normal operation Following an internal power-on reset the integration and hold capacitors are discharged and the sample and hold circuit is set to sample mode. A high signal at SI and a rising edge at CLK triggers a readout cycle and with it a new integration cycle. In this process the hold capacitors of pixels 1 to 255 are switched to hold mode immediately (SNH = 1), 254 CLK 255 256 1 2 3 with pixel 256 (SNH256 = 1) following suit one clock pulse later. This special procedure allows all pixels to be read out with just 256 clock pulses. The integration capacitors are discharged by a one clock long reset signal (NRCI = 0) which occurs between the 2nd and 3rd falling edge of the readout clock pulse (cf. Figure 4). After the 255 pixels have been read out these are again set to sample mode (SNH = 0), likewise for pixel 256 one clock pulse later (SNH256 = 0). 4 ... 255 256 1 2 SI V(AO) Pix254 Pix255 Pix256 Pix1 Pix2 Pix3 ... Pix255 Pix256 Pix1 SNH SNH256 NRCI Integration Time Pixel 1-255 Integration Time Pixel 256 Figure 4: Readout cycle and integration sequence If prior to the 256th clock pulse a high signal occurs at SI the present readout is halted and immediately reinitiated with pixel 1. In this instance the hold ca254 CLK 255 256 1 2 3 4 pacitors retain their old value i.e. hold mode prevails (SNH/SNH256 = 0). 5 1 2 3 4 ... 256 1 2 SI V(AO) Pix254 Pix255 Pix256 Pix1 Pix2 Pix3 Pix4 Pix5 Pix1 Pix2 Pix3 Pix4 ... Pix256 Pix1 SNH SNH256 NRCI Figure 5: Restarting a readout cycle With more than 256 clock pulses until the next SI signal, pixel 1 is output without entering hold mode; the output voltage tracks the voltage of the pixel 1 integration capacitor. iC-LFL1402 256x1 LINEAR IMAGE SENSOR ... y inar im prel Rev A3, Page 7/8 3 4 255 256 257 258 259 254 CLK 255 256 1 2 SI V(AO) Pix254 Pix255 Pix256 Pix1 Pix2 Pix3 ... Pix255 Pix256 Pix1 SNH SNH256 NRCI Integration Time Figure 6: Clock pulse continued without giving a new integration start signal Operation with the shutter function Integration can be stopped at any time via pin DIS, i.e. the photodiodes are disconnected from their corresponding integration capacitor when DIS is high and 1 CLK 2 3 4 5 the current integration capacitor voltages are maintained. If this pin is open or switched to GND the pixel photocurrents are summed up by the integration capacitors until the next successive SI signal follows. 6 ... 255 256 1 SI SNH NRCI DIS PIX SAMPLE-C Integration Disabled Integration Enabled Integration Disabled Figure 7: Defining the integration time via shutter input DIS External bias current setting In order to reduce the power consumption of the device an external reference current can be supplied to pin RSET which reduces the maximum readout frequency, however. To this end a resistor must be connected from VCC to RSET. If this pin is not used, it should be connected to GND. This specification is for a newly developed product. iC-Haus therefore reserves the right to change or update, without notice, any information contained herein, design and specification; and to discontinue or limit production or distribution of any product versions. Please contact iC-Haus to ascertain the current data. Copying - even as an excerpt - is only permitted with iC-Haus approval in writing and precise reference to source. iC-Haus does not warrant the accuracy, completeness or timeliness of the specification on this site and does not assume liability for any errors or omissions in the materials. The data specified is intended solely for the purpose of product description. No representations or warranties, either express or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product. iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product. iC-LFL1402 256x1 LINEAR IMAGE SENSOR y inar im prel Rev A3, Page 8/8 ORDERING INFORMATION Type iC-LFL1402 Package OBGA LFL1C TM - Order Designation iC-LFL OBGA LFL1C iC-LFL Chip For information about prices, terms of delivery, other packaging options etc. please contact: iC-Haus GmbH Am Kuemmerling 18 D-55294 Bodenheim GERMANY Tel.: +49 (61 35) 92 92-0 Fax: +49 (61 35) 92 92-192 Web: http://www.ichaus.com E-Mail: sales@ichaus.com |
Price & Availability of IC-LFLCHIP
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |